Ricerc@Sapienza

A power efficient static frequency divider in commercial 55 nm SiGe BiCMOS technology isreported. A standard Current Mode Logic (CML)-based architecture is adopted, and optimizationof layout, biasing and transistor sizes allows achieving a maximum input frequency of 63 GHz anda self-oscillating frequency of 55 GHz, while consuming 23.7 mW from a 3 V supply. This resultsin high efficiency with respect to other static frequency dividers in BiCMOS technology presentedin the literature. The divider topology does not use inductors, thus optimizing the area footprint:the divider core occupies 60×65μm2on silicon.