Skip to main content

Ricerc@Sapienza

Home
Login

Home
CMOS technology
Clocks
Risultati ricerca pubblicazioni

Risultati ricerca pubblicazioni

Design of low-voltage high-speed CML D-latches in nanometer CMOS technologies

pubblicato su: IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS - 2017

Scotti Giuseppe, Bellizia Davide, Trifiletti Alessandro, Palumbo Gaetano

CATALOGO IRIS SAPIENZA

Anno

2017 (1) Apply 2017 filter

Tipo pubblicazione

01 Pubblicazione su rivista (1) Apply 01 Pubblicazione su rivista filter

Rivista

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (1) Apply IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS filter

Book

Keywords

(-) Remove Clocks filter Clocks
(-) Remove CMOS technology filter CMOS technology
current mode logic (CML) D-latch (1) Apply current mode logic (CML) D-latch filter
D flip-flop (DFF) (1) Apply D flip-flop (DFF) filter
Electrical and Electronic Engineering (1) Apply Electrical and Electronic Engineering filter
Inverters (1) Apply Inverters filter
Latches (1) Apply Latches filter
low voltage (1) Apply low voltage filter
nanometer CMOS. (1) Apply nanometer CMOS. filter
Software (1) Apply Software filter
topology (1) Apply topology filter
Transistors (1) Apply Transistors filter

© Università degli Studi di Roma "La Sapienza" - Piazzale Aldo Moro 5, 00185 Roma