Risultati ricerca pubblicazioni

The microarchitecture of a multi-threaded RISC-V compliant processing core family for IoT end-nodes

pubblicato su: Lecture Notes in Electrical Engineering - 2019
Cheikh A., Cerutti G., Mastrandrea A., Menichelli F., Olivieri M.

A space-rated soft IP-core compatible with the PIC®hardware architecture and instruction set

pubblicato su: 4th IAA Conference on University Satellite Missions and CubeSat Workshop - 2018
Blasi L., Mastrandrea A., Menichelli F., Olivieri M.

The international race towards Exascale in Europe

pubblicato su: CCF TRANSACTIONS ON HIGH PERFORMANCE COMPUTING - 2019
Gagliardi Fabrizio, Moreto Miquel, Olivieri Mauro, Valero Mateo

Investigation on the optimal pipeline organization in RISC-V multi-threaded soft processor cores

pubblicato su: Proceedings - 2017 1st New Generation of CAS, NGCAS 2017 - 2017
Olivieri Mauro, Cheikh Abdallah, Cerutti Gianmarco, Mastrandrea Antonio, Menichelli Francesco

Efficient Mathematical Accelerator Design Coupled with an Interleaved Multi-threading RISC-V Microprocessor

pubblicato su: Lecture Notes in Electrical Engineering - 2020
Cheikh A., Sordillo S., Mastrandrea A., Menichelli F., Olivieri M.

© Università degli Studi di Roma "La Sapienza" - Piazzale Aldo Moro 5, 00185 Roma