Salta al contenuto principale

Ricerc@Sapienza

Home
Login

Home
CMOS
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Risultati ricerca pubblicazioni

Risultati ricerca pubblicazioni

Torna alla Home Page delle pubblicazioni

Secure double rate registers as an RTL countermeasure against power analysis attacks

pubblicato su: IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS - 2018

Bellizia Davide, Bongiovanni Simone, Monsurrò Pietro, Scotti Giuseppe, Trifiletti Alessandro, Trotta Francesco Bruno

CATALOGO IRIS SAPIENZA

Anno

2018 (1) Apply 2018 filter

Tipo pubblicazione

01 Pubblicazione su rivista (1) Apply 01 Pubblicazione su rivista filter

Rivista

(-) Remove IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS filter IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS

Book

Keywords

(-) Remove CMOS filter CMOS
Advanced encryption standard (AES) (1) Apply Advanced encryption standard (AES) filter
correlation power analysis (CPA) (1) Apply correlation power analysis (CPA) filter
differential power analysis (DPA) (1) Apply differential power analysis (DPA) filter
Electrical and Electronic Engineering (1) Apply Electrical and Electronic Engineering filter
Hardware and Architecture (1) Apply Hardware and Architecture filter
Internet of things (IoT) (1) Apply Internet of things (IoT) filter
mutual information (MI) (1) Apply mutual information (MI) filter
power analysis attack (PAA) (1) Apply power analysis attack (PAA) filter
register-transfer level (RTL) countermeasure (1) Apply register-transfer level (RTL) countermeasure filter
side-channel attack (SCA) (1) Apply side-channel attack (SCA) filter
Software (1) Apply Software filter

© Università degli Studi di Roma "La Sapienza" - Piazzale Aldo Moro 5, 00185 Roma