Risultati ricerca pubblicazioni

The microarchitecture of a multi-threaded RISC-V compliant processing core family for IoT end-nodes

pubblicato su: Lecture Notes in Electrical Engineering - 2019
Cheikh A., Cerutti G., Mastrandrea A., Menichelli F., Olivieri M.

A novel algorithm for online inexact string matching and its FPGA implementation

pubblicato su: COGNITIVE COMPUTATION - 2020
Cinti Alessandro, Bianchi Filippo Maria, Martino Alessio, Rizzi Antonello

Investigation on the optimal pipeline organization in RISC-V multi-threaded soft processor cores

pubblicato su: Proceedings - 2017 1st New Generation of CAS, NGCAS 2017 - 2017
Olivieri Mauro, Cheikh Abdallah, Cerutti Gianmarco, Mastrandrea Antonio, Menichelli Francesco

© Università degli Studi di Roma "La Sapienza" - Piazzale Aldo Moro 5, 00185 Roma