Mauro Olivieri

Pubblicazioni

Titolo Pubblicato in Anno
Impact of approximate memory data allocation on a H.264 software video encoder Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) 2018
AppropinQuo: a platform emulator for exploring the approximate memory design space 2018 New Generation of CAS (NGCAS) 2018
Characterizing noise pulse effects on the power consumption of idle digital cells Proceedings - IEEE International Symposium on Circuits and Systems (ISCAS) 2018
A space-rated soft IP-core compatible with the PIC®hardware architecture and instruction set 4th IAA Conference on University Satellite Missions and CubeSat Workshop 2018
Optimal pipeline stage balancing in the presence of large isolated interconnect delay ELECTRONICS LETTERS 2017
An emulator for approximate memory platforms based on QEmu Applications in Electronics Pervading Industry, Environment and Society 2017
Introducing approximate memory support in Linux Kernel PRIME 2017 - 13th Conference on PhD Research in Microelectronics and Electronics, Proceedings 2017
Investigation on the optimal pipeline organization in RISC-V multi-threaded soft processor cores Proceedings - 2017 1st New Generation of CAS, NGCAS 2017 2017
Narrowband delay tolerant protocols for WSN applications. Characterization and selection guide Applications in Electronics Pervading Industry, Environment and Society 2017
A platform-based emulator for mass-storage flash cards evaluation in embedded systems Applications in Electronics Pervading Industry, Environment and Society 2016
A model-based methodology to generate code for timer units Applications in Electronics Pervading Industry, Environment and Society 2016
Yield-driven power-delay-optimal CMOS full-adder design complying with automotive product specifications of PVT variations and NBTI degradations JOURNAL OF COMPUTATIONAL ELECTRONICS 2016
Optimal transistor sizing for maximum yield in variation-aware standard cell design INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS 2016
Effect of NBTI/PBTI aging and process variations on write failures in MOSFET and FinFET flip-flops MICROELECTRONICS RELIABILITY 2015
Optimal NBTI degradation and PVT variation resistant device sizing in a full adder cell Reliability, Infocom Technologies and Optimization (ICRITO) (Trends and Future Directions), 2015 4th International Conference on 2015
Variability aware modeling of SEU induced failure probability of logic circuit paths in static conditions 2015 4th International Conference on Reliability, Infocom Technologies and Optimization: Trends and Future Directions, ICRITO 2015 2015

ERC

  • PE6_1
  • PE7_5

KET

  • Big data & computing
  • Micro/nano electronics & photonics

Interessi di ricerca

Digital VLSI design; Microprocessor design; Hadrware accelerators; Fault-tolerant processors; RISC-V; Vector computing; Edge computing.

Keywords

digitale
microelettronica
microprocessors

Progetti di Ricerca

© Università degli Studi di Roma "La Sapienza" - Piazzale Aldo Moro 5, 00185 Roma