Salta al contenuto principale
Ricerc@Sapienza
Toggle navigation
Home
Login
Home
Persone
francesco.menichelli@uniroma1.it
Francesco Menichelli
Ricercatore
Struttura:
DIPARTIMENTO DI INGEGNERIA DELL'INFORMAZIONE, ELETTRONICA E TELECOMUNICAZIONI
E-mail:
francesco.menichelli@uniroma1.it
Pagina istituzionale corsi di laurea
Curriculum Sapienza
Pubblicazioni
Titolo
Pubblicato in
Anno
Efficient machine learning algorithm for embedded tactile data processing
Proceedings - IEEE International Symposium on Circuits and Systems
2021
Quality aware selective ECC for approximate DRAM
Applications in Electronics Pervading Industry, Environment and Society APPLEPIES 2019
2020
A RISC-V fault-tolerant microcontroller core architecture based on a hardware thread full/partial protection and a thread-controlled Watch-dog timer
Lecture Notes in Electrical Engineering
2020
Efficient Mathematical Accelerator Design Coupled with an Interleaved Multi-threading RISC-V Microprocessor
Lecture Notes in Electrical Engineering
2020
Fault resilience analysis of a RISC-V microprocessor design through a dedicated UVM environment
33rd IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2020
2020
An fpga-based risc-v computer architecture orbital laboratory on a pocketqube satellite
Advances in the Astronautical Sciences
2020
Full system emulation of approximate memory platforms with AppropinQuo
JOURNAL OF LOW POWER ELECTRONICS
2019
Approximate memory support for Linux early allocators in ARM architectures
Applications in Electronics Pervading Industry, Environment and Society
2019
Synthesis time reconfigurable floating point unit for transprecision computing
Applications in Electronics Pervading Industry, Environment and Society
2019
The microarchitecture of a multi-threaded RISC-V compliant processing core family for IoT end-nodes
Lecture Notes in Electrical Engineering
2019
Dosimetric characterization of an irradiation set-up for electronic components testing at the TOP-IMPLART proton linear accelerator
Proceedings of RADECS 2019, Montpellier 17-20 September 2019
2019
Quality aware approximate memory in RISC-V Linux Kernel
PRIME 2019 - 15th Conference on Ph.D. Research in Microelectronics and Electronics, Proceedings
2019
Impact of approximate memory data allocation on a H.264 software video encoder
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
2018
AppropinQuo: a platform emulator for exploring the approximate memory design space
2018 New Generation of CAS (NGCAS)
2018
Characterizing noise pulse effects on the power consumption of idle digital cells
Proceedings - IEEE International Symposium on Circuits and Systems (ISCAS)
2018
A space-rated soft IP-core compatible with the PIC®hardware architecture and instruction set
4th IAA Conference on University Satellite Missions and CubeSat Workshop
2018
Optimal pipeline stage balancing in the presence of large isolated interconnect delay
ELECTRONICS LETTERS
2017
An emulator for approximate memory platforms based on QEmu
Applications in Electronics Pervading Industry, Environment and Society
2017
Introducing approximate memory support in Linux Kernel
PRIME 2017 - 13th Conference on PhD Research in Microelectronics and Electronics, Proceedings
2017
Investigation on the optimal pipeline organization in RISC-V multi-threaded soft processor cores
Proceedings - 2017 1st New Generation of CAS, NGCAS 2017
2017
« prima
< precedente
1
2
3
seguente ›
ultima »
ERC
PE6_2
PE7_5
KET
Micro/nano electronics & photonics
© Università degli Studi di Roma "La Sapienza" - Piazzale Aldo Moro 5, 00185 Roma