Pubblicazioni

Yield-driven power-delay-optimal CMOS full-adder design complying with automotive product specifications of PVT variations and NBTI degradations

2016 - JOURNAL OF COMPUTATIONAL ELECTRONICS
Abbas, Zia; Olivieri, Mauro; Ripp, Andreas

Optimal transistor sizing for maximum yield in variation-aware standard cell design

2016 - INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
Abbas, Zia; Olivieri, Mauro

Implementation of the present-80 block cipher and analysis of its vulnerability to side channel attacks exploiting static power

2016 - Proceedings of the 23rd International Conference Mixed Design of Integrated Circuits and Systems, MIXDES 2016
Bellizia, Davide; Scotti, Giuseppe; Trifiletti, Alessandro

© Università degli Studi di Roma "La Sapienza" - Piazzale Aldo Moro 5, 00185 Roma