Pubblicazioni

Secure double rate registers as an RTL countermeasure against power analysis attacks

2018 - IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Bellizia, Davide; Bongiovanni, Simone; Monsurrò, Pietro; Scotti, Giuseppe; Trifiletti, Alessandro; Trotta, Francesco Bruno

Design of low-voltage high-speed CML D-latches in nanometer CMOS technologies

2017 - IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Scotti, Giuseppe; Bellizia, Davide; Trifiletti, Alessandro; Palumbo, Gaetano

© Università degli Studi di Roma "La Sapienza" - Piazzale Aldo Moro 5, 00185 Roma