Pubblicazioni

TEL logic style as a countermeasure against side-channel attacks: secure cells library in 65nm CMOS and experimental results

2018 - IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. I, REGULAR PAPERS
Bellizia, D.; Scotti, G.; Trifiletti, A.

© Università degli Studi di Roma "La Sapienza" - Piazzale Aldo Moro 5, 00185 Roma