Titolo | Pubblicato in | Anno |
---|---|---|
Anytime system level verification via parallel random exhaustive hardware in the loop simulation | MICROPROCESSORS AND MICROSYSTEMS | 2016 |
An Integrative Approach for Model Driven Computation of Treatments in Reproductive Medicine | BIOMAT 2015 - Proceedings of the International Symposium on Mathematical and Computational Biology | 2016 |
SyLVaaS: System level formal verification as a service | FUNDAMENTA INFORMATICAE | 2016 |
SyLVaaS: system level formal verification as a service | Proceedings of the 23rd Euromicro International Conference on Parallel, distributed and network-based Processing (PDP 2015) | 2015 |
Computing biological model parameters by parallel statistical model checking | Bioinformatics and Biomedical Engineering Third International Conference, IWBBIO 2015, Granada, Spain, April 15-17, 2015. | 2015 |
A glimpse of SmartHG project test-bed and communication infrastructure | Proceedings - 18th Euromicro Conference on Digital System Design, DSD 2015 | 2015 |
User flexibility aware price policy synthesis for smart grids | Proceedings - 18th Euromicro Conference on Digital System Design, DSD 2015 | 2015 |
Simulator semantics for system level formal verification | Logics and Formal Verification 2015 (GandALF’15) | 2015 |
© Università degli Studi di Roma "La Sapienza" - Piazzale Aldo Moro 5, 00185 Roma