Alessandro Trifiletti

Pubblicazioni

Titolo Pubblicato in Anno
Nonlinear Adaptive Biasing for Low-Voltage Class-AB OTAs SIE 23: 54th Annual Meeting of the Associazione Società Italiana di Elettronica 2024
An Ultra Low Voltage Physical Unclonable Function Exploiting Body-Driven Feedbacks SIE 23: 54th Annual Meeting of the Associazione Società Italiana di Elettronica 2024
An intermodulation radar for non-linear target and transceiver detection SENSORS 2024
Body biasing techniques for dynamic comparators: a systematic survey ELECTRONICS 2024
A 0.3 V OTA with enhanced CMRR and high robustness to PVT variations JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS 2024
A 150 MS/s, 10 bit SAR ADC Featuring a Modified Quasi-Monotonic Switching Scheme 2024 19th Conference on Ph.D Research in Microelectronics and Electronics, PRIME 2024 2024
Enhancing Performance of Ultra-Low Voltage Body-Driven Comparators Through Clocked Supply Voltage 2024 19th Conference on Ph.D Research in Microelectronics and Electronics, PRIME 2024 2024
A novel FVF-based GHz-range biquad in a 28 nm CMOS FD-SOI technology AEÜ. INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS 2024
D-band phased array antenna module for 5G backhaul Key rnabling technologies for future wireless, wired, optical and satcom applications 2024
Design optimization of a THz receiver based on 60 nm complementary metal–oxide–semiconductor technology ELECTRONICS 2024
Exploiting Body-Driven Feedbacks in Physical Unclonable Functions for Ultra Low Voltage, Ultra Low Power Applications: A 0.3 V Weak-PUF IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. I, REGULAR PAPERS 2024
A 0.3 V Three-Stage Body-Driven OTA Proceedings of SIE 2022 Annual Meeting of the Italian Electronics Society 2023
A 0.3V Rail-to-Rail Three-Stage OTA With High DC Gain and Improved Robustness to PVT Variations IEEE ACCESS 2023
A 0.15-to-0.5 V Body-Driven Dynamic Comparator with Rail-to-Rail ICMR JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS 2023
A body-driven rail-to-rail 0.3 V operational transconductance amplifier exploiting current gain stages INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS 2023
A novel parallel digitizer with a pulseless mixing-filtering-processing architecture and Its implementation in a SiGe HBT technology at 40GS/s IEEE ACCESS 2023
High-accuracy low-cost generalized complex pruned Volterra models for nonlinear calibration IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. I, REGULAR PAPERS 2023
A novel ultra-low voltage fully synthesizable comparator exploiting NAND gates PRIME 23. 18th International conference on Ph.D. research in microelectronics and electronics 2023
Robust body biasing techniques for dynamic comparators PRIME 23. 18th International conference on Ph.D. research in microelectronics and electronics 2023
A 2.5 GHz, 0.6 V body driven dynamic comparator exploiting charge pump based dynamic biasing PRIME 23. 18th International conference on Ph.D. research in microelectronics and electronics 2023

Progetti di Ricerca

© Università degli Studi di Roma "La Sapienza" - Piazzale Aldo Moro 5, 00185 Roma