Pubblicazioni

A very-olw-voltage frequency divider in folded MOS current mode logic with complementary n- and p-type flip-flops

2021 - IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Centurelli, F.; Scotti, G.; Palumbo, G.

Design of low-voltage high-speed CML D-latches in nanometer CMOS technologies

2017 - IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Scotti, Giuseppe; Bellizia, Davide; Trifiletti, Alessandro; Palumbo, Gaetano

© Università degli Studi di Roma "La Sapienza" - Piazzale Aldo Moro 5, 00185 Roma