Francesco Centurelli

Pubblicazioni

Titolo Pubblicato in Anno
Rail to Rail ICMR and High Performance ULV Standard-Cell-Based Comparator for Biomedical and IoT Applications IEEE ACCESS 2024
Nonlinear Adaptive Biasing for Low-Voltage Class-AB OTAs SIE 23: 54th Annual Meeting of the Associazione Società Italiana di Elettronica 2024
An Ultra Low Voltage Physical Unclonable Function Exploiting Body-Driven Feedbacks SIE 23: 54th Annual Meeting of the Associazione Società Italiana di Elettronica 2024
A Novel High Performance Standard-Cell Based ULV OTA Exploiting an Improved Basic Amplifier IEEE ACCESS 2024
Body biasing techniques for dynamic comparators: a systematic survey ELECTRONICS 2024
On the Feasibility of Cascode and Regulated Cascode Amplifier Stages in ULV Circuits Exploiting MOS Transistors in Deep Subthreshold Operation IEEE ACCESS 2024
A 0.3 V OTA with enhanced CMRR and high robustness to PVT variations JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS 2024
A Novel Technique to Design Ultra-Low Voltage and Ultra-Low Power Inverter-Based OTAs PRIME 24: 19th International Conference on Ph.D. Research in Microelectronics and Electronics 2024
A 150 MS/s, 10 bit SAR ADC Featuring a Modified Quasi-Monotonic Switching Scheme 2024 19th Conference on Ph.D Research in Microelectronics and Electronics, PRIME 2024 2024
Enhancing Performance of Ultra-Low Voltage Body-Driven Comparators Through Clocked Supply Voltage 2024 19th Conference on Ph.D Research in Microelectronics and Electronics, PRIME 2024 2024
A novel FVF-based GHz-range biquad in a 28 nm CMOS FD-SOI technology AEÜ. INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS 2024
A 0.064 mm2 16-channel in-pixel neural front end with improved system common-mode rejection exploiting a current-mode summing approach JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS 2024
An ultra-low-voltage approach to accurately set the quiescent current of digital standard cells used for analog design and its application on an inverter-based operational transconductance amplifier JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS 2024
D-band phased array antenna module for 5G backhaul Key rnabling technologies for future wireless, wired, optical and satcom applications 2024
Design optimization of a THz receiver based on 60 nm complementary metal–oxide–semiconductor technology ELECTRONICS 2024
Exploiting Body-Driven Feedbacks in Physical Unclonable Functions for Ultra Low Voltage, Ultra Low Power Applications: A 0.3 V Weak-PUF IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. I, REGULAR PAPERS 2024
A Detailed Model of Cyclostationary Noise in Switched-Resistor Circuits IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. I, REGULAR PAPERS 2023
A 0.3 V Three-Stage Body-Driven OTA Proceedings of SIE 2022 Annual Meeting of the Italian Electronics Society 2023
A Monostable Physically Unclonable Function Based on Improved RCCMs with 0–1.56% Native Bit Instability at 0.6–1.2 V and 0–75 °C ELECTRONICS 2023
A 0.3V Rail-to-Rail Three-Stage OTA With High DC Gain and Improved Robustness to PVT Variations IEEE ACCESS 2023

ERC

  • PE7_5
  • PE7_6

KET

  • Micro/nano electronics & photonics

Interessi di ricerca

low power electronics, high speed electronics, analog and mixed-signal microelectronics, analog-to-digital converters

Keywords

very low voltage
class AB
operational amplifiers
analog circuits
ADC

Progetti di Ricerca

© Università degli Studi di Roma "La Sapienza" - Piazzale Aldo Moro 5, 00185 Roma