Pubblicazioni

ISMatch: A real-time hardware accelerator for inexact string matching of DNA sequences on FPGA

2023 - MICROPROCESSORS AND MICROSYSTEMS
Marchisio, Alberto; Teodonio, Federico; Rizzi, Antonello; Shafique, Muhammad

Customizable vector acceleration in extreme-edge computing: A risc-v software/hardware architecture study on VGG-16 implementation

2021 - ELECTRONICS
Sordillo, S.; Cheikh, A.; Mastrandrea, A.; Menichelli, F.; Olivieri, M.

A parallel hardware implementation for 2D hierarchical clustering based on fuzzy logic

2020 - IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. II, EXPRESS BRIEFS
Cardarilli, G. C.; Nunzio, L. D.; Fazzolari, R.; Panella, M.; Re, M.; Rosato, A.; Spano, S.

An energy-aware hardware implementation of 2D hierarchical clustering

2020 -
Cardarilli, G. C.; Fazzolari, R.; Matta, M.; Panella, M.; Rosato, A.; Spano, S.

© Università degli Studi di Roma "La Sapienza" - Piazzale Aldo Moro 5, 00185 Roma