Pubblicazioni

Fault-tolerant hardware acceleration for high-performance edge-computing nodes

2023 - ELECTRONICS
Barbirotta, M.; Cheikh, A.; Mastrandrea, A.; Menichelli, F.; Angioli, M.; Jamili, S.; Olivieri, M.

Processor Security: Detecting Microarchitectural Attacks via Count-Min Sketches

2022 - IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Arikan, K.; Palumbo, A.; Cassano, L.; Reviriego, P.; Pontarelli, S.; Bianchi, G.; Ergin, O.; Ottavi, M.

The microarchitecture of a multi-threaded RISC-V compliant processing core family for IoT end-nodes

2019 - Lecture Notes in Electrical Engineering
Cheikh, A.; Cerutti, G.; Mastrandrea, A.; Menichelli, F.; Olivieri, M.

© Università degli Studi di Roma "La Sapienza" - Piazzale Aldo Moro 5, 00185 Roma