Salta al contenuto principale
Ricerc@Sapienza
Toggle navigation
Home
Login
Home
Persone
giuseppe.scotti@uniroma1.it
Giuseppe Scotti
Professore Associato
Struttura:
DIPARTIMENTO DI INGEGNERIA DELL'INFORMAZIONE, ELETTRONICA E TELECOMUNICAZIONI
E-mail:
giuseppe.scotti@uniroma1.it
Pagina istituzionale corsi di laurea
Curriculum Sapienza
Pubblicazioni
Titolo
Pubblicato in
Anno
Standard-cell-based comparators for ultra-low voltage application. Analysis and Comparisons
CHIPS
2023
High-accuracy low-cost generalized complex pruned Volterra models for nonlinear calibration
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. I, REGULAR PAPERS
2023
Wide-Band Shared LNA for Large Scale Neural Recording Applications
SMACD 23: International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design
2023
A Novel FPGA Implementation of the NAND-PUF with Minimal Resource Usage and High Reliability
CRYPTOGRAPHY
2023
Exploiting the DD-Cell as an Ultra-Compact Entropy Source for an FPGA-Based Re-Configurable PUF-TRNG Architecture
IEEE ACCESS
2023
A SiGe HBT 6th-order 10 GHz inductor-less anti-aliasing low-pass filter for high-speed ATI digitizers
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. I, REGULAR PAPERS
2022
A Biasing Approach to design Ultra-Low-Power Standard-Cell-Based Analog Building Blocks for Nanometer SoCs
IEEE ACCESS
2022
A 0.5 V Sub-Threshold {CMOS} Current-Controlled Ring Oscillator for {IoT} and Implantable Devices
JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS
2022
80 dB tuning range transimpedance amplifier exploiting the Switched-Resistor approach
AEÜ. INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS
2022
A Tree-Based Architecture for High-Performance Ultra-Low-Voltage Amplifiers
JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS
2022
A Standard-Cell-Based CMFB for Fully Synthesizable OTAs
JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS
2022
High-efficiency 0.3V OTA in CMOS 130nm technology using current mirrors with gain
PRIME 22: 17th Conference on Ph.D. Research in Microelectronics and Electronics
2022
A Novel Differential to Single-Ended Converter for Ultra-Low-Voltage Inverter-based OTAs
IEEE ACCESS
2022
High-Throughput FPGA-Compatible TRNG Architecture Exploiting Multistimuli Metastable Cells
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. I, REGULAR PAPERS
2022
A Lightweight {FPGA} Compatible Weak-{PUF} Primitive Based on {XOR} Gates
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. II, EXPRESS BRIEFS
2022
A Novel Ultra-Compact {FPGA}-Compatible {TRNG} Architecture Exploiting Latched Ring Oscillators
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. II, EXPRESS BRIEFS
2022
A Novel Clock Gating Approach for the Design of Low-Power Linear Feedback Shift Registers
IEEE ACCESS
2022
Enabling ULV Fully Synthesizable Analog Circuits: the BA Cell, a Standard-Cell-Based Building Block for Analog Design
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. II, EXPRESS BRIEFS
2022
Methods for Model Complexity Reduction for the Nonlinear Calibration of Amplifiers Using Volterra Kernels
ELECTRONICS
2022
Sub-μW Front-End Low Noise Amplifier for Neural Recording Applications
PRIME 22: 17th Conference on Ph.D. Research in Microelectronics and Electronics
2022
« prima
< precedente
1
2
3
4
5
seguente ›
ultima »
Progetti di Ricerca
Progetto di circuiti integrati CMOS a bassissima tensione di alimentazione e a bassissimo consumo di potenza per sistemi biomedicali "impiantati" con particolare riferimento all'elaborazione dei segnali neurali e alla neuro-robotica.
Studio degli attacchi "power analysis" basati sulla misura del consumo di potenza statico di dispositivi crittografici implementati con tecnologie CMOS nanometriche e sviluppo di contromisure atte a garantire la sicurezza rispetto ai diversi tipi di...
Progetto di circuiti integrati a bassa tensione di alimentazione e a basso consumo di potenza per applicazioni di neural recording e brain machine interfaces sfruttando le potenzialità delle recenti tecnologie CMOS nanometriche e il funzionamento so...
© Università degli Studi di Roma "La Sapienza" - Piazzale Aldo Moro 5, 00185 Roma